Collections

Advanced Search
Cell Optimization and Realization of Vedic Multiplier Desing in QCA

Cell Optimization and Realization of Vedic Multiplier Desing in QCA

Design of Low Power Arithmetic Logic Unit Using SHE Assisted STT/MTJ

Design of Low Power Arithmetic Logic Unit Using SHE Assisted STT/MTJ

Design and Analysis of Efficient Vedic Multiplier for Fast Computing Applications

Design and Analysis of Efficient Vedic Multiplier for Fast Computing Applications

Design of Compensated Supply Circuit Topology for a Ring Oscillator

Design of Compensated Supply Circuit Topology for a Ring Oscillator

A Cost Efficient QCA Code Converters for Nano Communication Applications

A Cost Efficient QCA Code Converters for Nano Communication Applications

Performance Evaluation of Highly Efficient XOR andXOR-XNOR Topologies Using CNTFET for Nanocomputation

Performance Evaluation of Highly Efficient XOR andXOR-XNOR Topologies Using CNTFET for Nanocomputation

Performance and Area Optimization of SRAM Cell in Nanocomputing Application

Performance and Area Optimization of SRAM Cell in Nanocomputing Application

Search Result

Found 7 from your keywords: author="Subodh Wairya"
Query took 0.00103 second(s) to complete
XML ResultJSON Result

Information

Web Online Public Access Catalog - Use the search options to find documents quickly